## WHAT IS CLAIMED IS:

1

5

10

15

20

25

30

35

1. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;

an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply  $(V_{DDO})$  and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;

a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;

a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;

a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage, coupled to the gate of the second upper MOS device; and

a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device, the fourth bias voltage being in a range, the range having a maximum value of  $V_{DDP} + V_{T}$  and a minimum value of  $(V_{DDO} - V_{Tp})\,,$  where  $V_{DDP}$  and  $V_{DDO}$  are power supply voltages and  $V_{T}$  and  $V_{Tp}$  are offset voltages.

1

5

15

20

25

30

35

- 2. The apparatus of claim 1 wherein  $V_{\text{DDO}}$  and  $V_{\text{DDP}}$  are the same power supply.
- 3. The apparatus of claim 1 wherein  $V_{\text{T}}$  and  $V_{\text{Tp}}$  are the same offset voltages.
- 4. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;

an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply  $(V_{DDO})$  and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;

a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;

a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;

a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device; and

a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device depending on

1

5

10

15

20

25

30

35

the voltage on the I/O pad  $(V_{PAD})$  when the pad is in an output disable mode, and said bias circuit providing a fixed fourth bias voltage to the gate of the first lower MOS device when the pad is in an output enable mode.

- 5. The apparatus of claim 4 wherein the fixed fourth bias voltage is  $\ensuremath{V_{\text{DDP}}}\xspace$  .
- 6. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;

- an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply (VDDO) and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;
- a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;
- a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{\text{DDO}}$  voltage otherwise;
- a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;
- a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device equal to the voltage on the I/O pad  $(V_{PAD})$  when the pad is in an output

1

5

15

20

25

30

disable mode, and where the third bias voltage to the gate of the second upper MOS device equal to a fixed voltage when the pad is in an output enabled mode; and

a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device.

- 10 7. The apparatus of claim 6 wherein the fixed voltage is  $V_{\text{DDC}}$ .
  - 8. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;

an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply  $(V_{DDO})$  and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;

a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;

a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;

a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

1

5

10

15

35

- a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device; and
- a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device depending on the voltage on the I/O pad  $(V_{PAD})$ , said fourth bias circuit comprising a capacitive voltage divider.
- 9. The apparatus of claim 8 wherein the capacitive voltage divider proportions the difference between a pad and power supply voltage to derive the fourth bias voltage, when a voltage provided to the pad is changing.
- 10. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;

- an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply  $(V_{DDO})$  and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;
- a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;
- a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;
  - a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias

voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device depending on the voltage on the I/O pad  $(V_{PAD})$  said third bias circuit comprising a capacitive voltage divider; and

a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device.

11. The apparatus of claim 10 wherein the capacitive voltage divider proportions a difference in voltage at the pad and a power supply voltage to derive the third bias voltage when the pad is switching.

20

1

5

10

15

25

30

35